Hot carrier effect on gate-induced drain leakage current in high-k/metal gate n-channel metal-oxidesemiconductor field-effect transistors Appl. Phys. Lett. 99, 012106 (2011) Unique method to electrically characterize a single stacking fault in silicon-on-insulator metal-oxide-semiconductor field-effect transistors
High temperature study of flexible silicon-on-insulator fin field-effect transistors We report high temperature electrical transport characteristics of a flexible version of the semiconductor industry's most advanced architecture: fin field-effect transistor on silicon-on-insulator with sub-20 nm fins and high-j/metal gate stacks. Characterization from room to high temperature (150 C) was completed to determine temperature dependence of drain current (I ds ), gate leakage current (I gs ), transconductance (g m ), and extracted low-field mobility (l 0 ). Mobility degradation with temperature is mainly caused by phonon scattering. The other device characteristics show insignificant difference at high temperature which proves the suitability of inorganic flexible electronics with advanced device architecture. V C 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4897148] Flexible electronics are one of the most popular rising branches and emerging field of traditional electronics towards future electronics. Flexible devices have the potential for a paradigm shift from today's rigid and brittle silicon (Si)/silicon-on-insulator (SOI) based electronics, to flexible displays, sensors, smart phones, and advanced healthcare devices. 1 Several approaches have been investigated to make high performance flexible electronics. These approaches can be divided into three main categories: (i) using naturally flexible organic materials; (ii) inorganic substrate transfer method; and (iii) pseudo-complementary metal oxide semiconductor (CMOS) compatible techniques. 2 Low cost, excellent flexibility and other advantages can be obtained with the first method by fabricating organic electronic devices on flexible polymeric substrates. Nevertheless, the challenges of its expansion are numerous including inherently low electron mobility compared to the most traditional inorganic semiconductor: mono-crystalline silicon, low integration density, and thermal instability. 3 The second method that has been used consists of peeling off nano-ribbons or partially processed devices from various inorganic substrates followed by transfer onto flexible polymeric substrates (plastic, aluminum foil, etc.). 4 It is worthy to note that this method is still rising and is mostly focused on emerging electronics applications. The last approach utilizes some of the semiconductor industry's most expensive and abrasive fabrication processes such as anodic etching, epitaxy, high energy implantation, and abrasive back grinding. 5 Although competitive and exciting results have been reported using such methods, often they are expensive, unorthodox, resulting films are opaque and suffer from limited bendability. Therefore, as a complementary approach, in the recent past we showed an innovative and a fully CMOS compatible low-cost process to transform traditional inorganic devices into flexiblestretchable-transparent ones while retaining high performance and integration density. 6 Flexible inorganic electronics can be revolutionary as they have inherent high performance, energy efficiency, ultra-large-scale-integration (ULSI) density, and low-cost. Additionally, their thermal stability enables them to be used for high temperature environments. As an example, such flexible inorganic devices can be integrated for electronic systems to be placed in locations like industrial pipelines, where the surface is non-planar and the environment tends to be harsh. Hence, the aim of this work is to investigate a flexible version of the silicon-on-insulator based fin field-effect transistors (FinFETs) with sub-20 fins, high-j/metal gate at high temperature. High temperature measurements provide insightful information about transport parameters, which is not available from room temperature experiments. In this paper, temperature variation of the basic electrical parameters such as leakage current (I gs ), Gate-Induced Drain Leakage (GIDL), and low-field mobility (l 0 ) is reported and discussed.
The FinFETs are fabricated using monitor grade 8 in. SOI wafers following a state-of-the-art CMOS compatible gate-first flow. After patterning the fins (down to sub-20 nm width) using deep ultraviolet lithography (DUV) followed by extreme resist trimming, we formed 10-20 nm TiN/2-4 nm HfO 2 gate stacks (250 nm-1 lm gate length L g ). Source and drain were formed using ion implantation followed by NiSi and activation anneal at 1000 C for 10 s. Finally, the devices had FGA (N 2 /H 2 at 420 C). Process details can be found in Figure 1 and in our previous publications. 7 Our normal trench-protect-release-reuse flexing process results in trenches in the peeled silicon fabric which causes faster heat dissipation. To avoid this, we have performed our process from the backside of the wafer so that the peeled silicon fabric is a continuous film without any trench formation substrate loss. In order to process each die separately, the wafer was diced into 7.5 cm 2 pieces. Each individual die was spin-coated with photoresist (PR) to protect the devices. Then, each die was back etched using our process in order to reduce the bulk thickness. Careful monitoring is performed during the process to make sure that the bulk wafer is not completely removed in order to achieve mechanical support and flexibility at the same time. To achieve this, we divided the whole process into two parts, substrate thinning and thickness measurements. Once the bulk achieves a thickness of 50 lm (flexibility is controlled by the final bulk thickness), the devices are bendable enough (0.5 mm bending radius achieved) without the need for any transfer process due to the support provided by the remaining substrate. Finally, the PR was removed from the top and the devices were tested at different temperatures.
To study the behavior of the FinFETs at high temperature, our current-voltage measurements (in linear and saturation region) were performed using a Keithley SCS-4200 Semiconductor analyzer on a Cascade probe bench and the temperature was controlled with an ERS AirCool-Chuck System SP72 in a range between 25 C and 150 C with a 25 C step variation. Released and unreleased P-MOS FinFET devices with gate width W g ¼ 3.6 lm, L g ¼ 1 lm, and L g ¼ 250 nm and 20 channels were tested in parallel. We focused on saturation region (at drain voltage V ds ¼ À1 V) for the lowest (25 C) and highest (150 C) temperature curves to comprehend a full analysis. It is important to note that the same behavior was obtained in the linear region (at V ds ¼ À0.05 V, not shown in this work).
The saturated drain current (I ds ) of "long" (L g ¼ 1 lm) and "short" (L g ¼ 250 nm) released and unreleased FinFETs as a function of the gate-voltage (V gs ) on linear scale is shown in Figure 2(a) for the lowest and the highest temperatures. The decrease of threshold voltage (V th ) with temperature tends to increase drain current, while the reduction of mobility due to increase of phonon scattering with temperature tends to decrease drain current, same as in a conventional MOSFET. 8, 9 The compensation of these opposing effects at V gs ¼ À0.8 V and at V gs ¼ À0.9 V for long and short devices, respectively, leads to unique points in the characteristics with zero temperature coefficient (ZTC). Inset of Figure 2 (a) shows the output characteristics (I ds -V ds ) of long and short FinFETs at 25 C and at 150 C. These curves clearly show that the drive current of the FinFETs decreases with temperature as expected without any significant degradation after release. In Figure 2 (b), we traced the saturated drain current for the released and unreleased FinFETs as a function of V gs on the semi-logarithmic scale. The subthreshold swing (SS) increases in all devices as temperature increases. 9 In addition, we plotted the I gs as a function of V gs (inset of Figure 2(b) ) where the gate current increases with temperature and the variation after release sustains the nA values range. Figure 2 confirms an insignificant variation of drain current, gate-current, threshold voltage, and the subthreshold swing at high and low temperatures. Furthermore, Table I shows a comparison between the extracted parameters of the best benchmark rigid FinFET (from Intel) and our flexible FinFET (this work). 10 Following, we focus on the behavior of leakage currents and mobility with temperature for rigid and flexible FinFETs.
The variation with temperature of the gate current (I gs ) on semi-logarithmic scale extracted for V gs ¼ 1 V and V ds ¼ À1 V (i.e., worst-case bias) is shown in Figure 3 (a) for long and short FinFETs. The gate leakage current values are low due to the high-j dielectric and do not exhibit strong temperature dependence for both released and unreleased devices. A small increase of I gs at 150 C is obtained for released FinFETs, 25% and 45% for short and long devices, respectively. At high drain voltage, gate leakage becomes negligible as compared to drain leakage. Gate induced drain lowering (GIDL) effect manifests itself as a factor to increase I ds when a positive V gs is applied to the gate of a p-channel device. In general, the GIDL current is caused by band-toband tunneling (BBT) or band-to-defect tunneling (BDT) in the gate and drain overlap regions. 11 The variation of the GIDL as a function of the temperature is shown in Figure  3(b) for the released and unreleased FinFETs. The increase in GIDL at the highest temperature, as compared to the lowest temperature, is below one order of magnitude. This weak temperature dependence suggests the band-to-band tunneling as the dominant mechanism at the overlap gate-drain region. 12, 13 The released FinFETs characteristics in Figure 3 do not vary considerably compared to the unreleased ones, thus proving our flexible fabrication process. It is important to mention that for the unreleased 250 nm L g FinFET and specifically for the 25 C and 50 C temperatures, the reason for very low I gs and GIDL at V gs ¼ 1 V could come from the measurement setup (contact resistance).
The transconductance curves versus V gs are presented in Figure 4 for the long and short FinFETs at 25 C and 150 C. The released and unreleased g m curves overlap, which confirms that our devices maintain almost the same performance after the extensive fabrication process. The reduction of the transconductance peak in Figure 4 as a function of the temperature is explained by the mobility lowering due to increased phonon scattering at elevated temperatures. 8, 9 Further, to confirm our results with a quantitative analysis, the extracted l 0 of the FinFETs is shown in Figure 5 . The low-field mobility is extracted in linear regime (V ds ¼ À0.05 V) using the Y ¼ I ds /(g m ) 1/2 function method. 14 The mobility curves decrease with temperature and no degradation of the extracted values after release is obtained. Since the starting SOI substrates are partially depleted (commercially they are sold as fully depleted), in these FinFETs, mobility is limited mainly by phonon scattering (l / T Àn ), which explains the decrease of mobility with temperature. 15 In our case n % 1.7 which shows that our flexing process does not generate any defects and preserves the good quality of the interface.
In summary, we have studied a flexible version of the industry's most advanced architecture, SOI FinFET with sub-20 nm fins, high-j/metal gate stacks, with extended electrical characterization study at room and high temperature to understand its transport phenomena. The measurements (I ds -V gs , I ds -V ds , I gs -V gs , and g m -V gs ) at high temperature of high-performance flexible electronics are reported. As theoretically expected and for both released and unreleased FinFETs, the gate leakage current and the GIDL increases with increasing temperature whereas the transconductance peak decreases with temperature. The extracted low-field mobility curves decrease with increasing temperature where the phonon scattering mechanism dominates. The performance variation with temperature confirms the efficiency and the stability of our devices after release. These results clearly show that flexible FinFET devices can be used for a wide range of complex electronic devices.
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